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Memory and storage systems are a fundamental system
performance, energy, and reliability bottleneck in modern
systems [1, 2, 3, 43, 44, 45]. This bottleneck is becoming in-
creasingly severe due to (1) the very limited latency reduc-
tions in memory and storage devices over the last several
years; (2) aggressive manufacturing process technology scal-
ing and other techniques to improve memory density, such
as multi-level cell technology, which increase the storage
capacity of these devices, but introduce more raw bit er-
rors and increase manufacturing process variation; (3) lim-
ited pin counts in chip packages, which prevent system de-
signers from adding more and/or wider buses to increase
bandwidth; (4) overwhelmingly data-intensive applications,
which require high-bandwidth access to very large amounts
of data; and (5) the increasing fraction of overall system en-
ergy consumed by memory systems and data movement. To
make matters worse, it is becoming increasingly difficult to
continue scaling these devices to smaller process technology
nodes, and even though alternative emerging memory and
storage technologies can potentially alleviate some of the
shortcomings of existing memory and storage technologies,
they also introduce new shortcomings that were previously
absent. Therefore, there is a pressing need to comprehen-
sively understand and mitigate these bottlenecks in both ex-
isting and emerging memory and storage systems and tech-
nologies.
This issue features extended summaries and retrospec-
tives of some of the recent research done by our group,
SAFARI [50, 52], on (1) understanding, characterizing, and
modeling various critical properties of modern DRAM and
NAND flash memory, the dominant memory and storage
technologies, respectively; and (2) several new mechanisms
we have proposed based on our observations from these anal-
yses, characterization, and modeling, to tackle various key
challenges in memory and storage scaling. In order to un-
derstand the sources of various bottlenecks of the dominant
memory and storage technologies, these works perform rig-
orous studies of device-level and application-level behavior,
using a combination of detailed simulation and experimental
characterization of real memory and storage devices.
The works that perform real device characterization make
use of custom FPGA-based platforms that we build to pro-
vide us with fine-grained control over the devices. We de-
vise specific tests that perform a controlled measurement
of each phenomenon that we aim to explore. Our experi-
mental characterizations have often discovered many unex-
pected types of behavior in real state-of-the-art devices, and
have inspired the research community to pursue further in-
vestigations (e.g., on the RowHammer phenomenon [28,43],
DRAM retention behavior [27, 39, 48], NAND flash memory
error patterns [1,2,3,6,8,10,11,12,14]). In order to aid future
research, we have released much of our experimental char-
acterization data online [52, 54], and have open-sourced our
DRAM characterization platform, SoftMC [26, 53].
Theworks that perform application and architectural anal-
yses rely on real system characterizations and simulation to
develop a rigorous understanding of the bottlenecks and to
provide solutions. Our analyses have shown key scaling bot-
tlenecks, proposed new solutions, and have inspired the re-
search community to develop further investigations (e.g., on
DRAM refresh [15, 39, 40], DRAM latency reduction [36, 38],
the RowHammer phenomenon [28,43], and in-memory data
movement and computation [22, 56, 58, 60]). In order to aid
future research, we have released our flexible and extensible
memory system simulator, Ramulator, as open-source soft-
ware [29, 51].
In each work that is featured in this issue, based on our
observations and analyses from our experimental studies of
real systems and applications as well as future trends and
problems, we propose novel solutions that overcome many
of the scaling bottlenecks that memory and storage systems
face. For each of the works presented in this special issue,
its corresponding article examines the work’s significance in
the context of modern computer systems, and discusses sev-
eral new research questions and directions that each work
motivates.
We start with five of our works that explore new oppor-
tunities in DRAM systems to reduce latency and/or energy
consumption. As we mentioned earlier, the latency and en-
ergy consumption of DRAM have not reduced significantly
in the last several years. We find that by introducing hetero-
geneity into DRAM architectures, or by taking advantage of
the existing variation within and across DRAMmodules, we
can develop new mechanisms that improve DRAM access la-
tency and/or energy efficiency.
The first paper in the issue [37] describes Tiered-Latency
DRAM (TL-DRAM), which originally appeared in HPCA
2013 [38]. This work (1) proposes a new DRAM architecture
that can provide us with the performance benefits of costly
reduced-latency DRAM products in a cost-effective manner,
by isolating a small portion of a DRAM array so that it can
behave as a low-latency DRAM buffer; and (2) exploits the
low-latency in-DRAM buffer using various hardware or soft-
ware mechanisms to improve overall system performance.
The second paper in the issue [35] describes Adaptive-
Latency DRAM (AL-DRAM), which originally appeared in
HPCA 2015 [36]. This work experimentally characterizes
(1) the large latency variation across DRAM modules and
(2) the large timing margins designed to account for worst-
case variation and operating conditions. Based on the find-
ings from the characterization, the work proposes a new
mechanism that can identify and safely reduce the timing
margin to speed up DRAM accesses, and thus improve over-
all system performance and energy consumption.
The third paper in the issue [19] describes Flexible-
Latency DRAM (FLY-DRAM), which originally appeared in
SIGMETRICS 2016 [20]. This work experimentally character-
izes the latency variation that exists within each DRAMmod-
ule, showing that there are regions of fast cells and regions of
slow cells that exist in real DRAM modules. Based on these
findings, the work proposes a new mechanism that identi-
fies regions of fast cells and reduces the latency of DRAM
operations to these regions.
The fourth paper in the issue [16] describes Voltron, which
originally appeared in SIGMETRICS 2017 [17]. This work ex-
perimentally characterizes the relationship between DRAM
latency, reliability, and supply voltage, showing that these
three can be traded off intelligently for various purposes.
The work proposes a new mechanism that uses this rela-
tionship to dynamically reduce DRAM energy consumption
within a bounded performance loss target.
The fifth paper in the issue [25] describes SoftMC, which
originally appeared in HPCA 2017 [26]. This work describes
our open-source DRAM characterization infrastructure, and
demonstrates its versatility for use in a wide range of DRAM
research topics. SoftMC is a result of 6+ years of effort, which
led to at least 11 works at top conferences, and we hope it
will enable other researchers to explore the detailed behavior
of existing and emerging memory architectures and develop
new mechanisms and memory architectures.
Next, we look at a couple of our works that reduce data
movement between the CPU and DRAM, as this movement
consumes (1) a large fraction of DRAM energy and (2) much
of the limited available DRAM bandwidth. We find that a
large portion of DRAM bandwidth is consumed by the move-
ment of data between DRAM and the CPU to perform simple
operations such as data copy and initialization. We can in-
stead take advantage of the underlying DRAM architecture
to efficiently perform these simple operations directlywithin
DRAM, eliminating the need to move the data to/from the
CPU.
The sixth paper in the issue [59] describes RowClone,
which originally appeared in MICRO 2013 [60]. Many ap-
plications perform data copy and initialization operations,
requiring only simple computation, but these operations
require expensive data movement between the CPU and
DRAM. This work proposes a new DRAM architecture that
can internally perform bulk data copy and initialization op-
erations at very low hardware cost, avoiding the costly data
movement, and shows that doing so provides 1–2 orders of
magnitude speedup and energy reduction for such opera-
tions.
The seventh paper in the issue [21] describes low-cost
interlinked subarrays (LISA), which originally appeared in
HPCA 2016 [22]. This work (1) builds a general substrate
that facilitates the bulk movement of data between two dif-
ferent rows in memory by improving the interconnectivity
of DRAM arrays, and (2) demonstrates that LISA can be used
to efficiently implement a number of mechanisms, such as
bulk data copy/initialization, latency reduction, and fast in-
DRAM caching. Each of these mechanisms provides signifi-
cant performance and energy improvements.
Finally, we investigate the reliability of NAND flash mem-
ory. As NAND flash memory based solid-state drives (SSDs)
are now widely-used in a large variety of modern systems
(e.g., data centers [42, 47, 55], smartphones), there is contin-
ued demand to increase the density of SSDs while lowering
the cost per bit. While manufacturers have employed several
methods (e.g., aggressive manufacturing process technology
scaling and multi-level cell technology), these methods have
exacerbated a number of sources of raw bit errors. Due to
limitations to the number of errors that can be corrected by
error-correcting codes (ECC), SSDs have a limited lifetime,
after which manufacturers cannot reliably retain data for a
minimum guaranteed time without data loss [1, 2, 3]. Over
the last decade, as a result of aggressive density scaling, the
typical lifetime of an SSD has dropped by 1–2 orders of mag-
nitude, and the various sources of raw bit errors now pose a
key scaling challenge for storage [1, 2, 3]. As a sampling of
our 7+ years of research into NAND flash memory reliabil-
ity, we feature three papers that design mechanisms to sig-
nificantly mitigate reliability issues and extend the limited
lifetime of NAND flash memory based devices.
The eighth paper in the issue [9] describes a new data re-
tention study in NAND flash memory, which originally ap-
peared in HPCA 2015 [10]. This work experimentally char-
acterizes the susceptibility of state-of-the-art NAND flash
memory to data retention errors using our FPGA-based flash
memory testing infrastructure [1, 2, 3, 6], and proposes (1) a
newmechanism that mitigates the impact of retention errors
at runtime, which increases the lifetime of the SSD; and (2) a
new mechanism that exploits retention behavior to recover
data in the event of data loss, thereby improving SSD robust-
ness.
The ninth paper in the issue [7] describes a new read
disturb study in NAND flash memory, which originally ap-
peared in DSN 2015 [8]. This work experimentally charac-
terizes read disturb errors in NAND flash memory, where a
read operation introduces errors in unread parts of the mem-
ory. Based on the characterization, the work proposes (1) a
2
new mechanism that mitigates read disturb errors, thereby
improving the SSD lifetime; and (2) a new mechanism that
exploits read disturb behavior to recover data in the event of
data loss, thereby improving SSD robustness.
The last paper in the issue [4] describes a new study on
two-step programming in NAND flash memory, which orig-
inally appeared in HPCA 2017 [5]. This work demonstrates
that the programming algorithm used in many state-of-the-
art NAND flash memory devices can introduce previously-
unknown data vulnerabilities, which can be exploited by ma-
licious applications to perform security attacks. The work
proposes three mechanisms to eliminate or mitigate these
vulnerabilities, thereby improving both reliability and secu-
rity.
Throughout all of these works, we find that by under-
standing and taking advantage of the behavior and architec-
ture of memory and storage devices and appropriately mod-
ifying them at low cost and low overhead, we can success-
fully mitigate many of the scalability challenges in memory
and storage devices. Even though the works presented are
described in the context of DRAM and NAND flash mem-
ory, the two dominant memory and storage technologies
of today, we believe many of the basic ideas and concepts
can be applied or adapted to emerging memory technolo-
gies [41], e.g., phase-change memory [31,32,33,49,63,64,65],
STT-MRAM [24, 30, 46], and memristors/RRAM [23, 61, 62].
We hope that the works featured in this special issue in-
spire readers to explore the presented challenges, and to
develop new solutions that can enable high-performance,
low-energy, low-latency, high-reliability memory and stor-
age systems, and thus the computing systems, of the future.
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